Architectural Design and Implementation of Bit Error Rate Tester on FPGA
Keywords:
FPGAs, BER, BERT, spartan-6 type, ISE 14.2.Abstract
FPGAs have witnessed an increased use of dedicated communication interfaces. With their increased use, it is becoming critical to test and properly characterize all such interfaces. Bit error rate (BER) characteristic is one of the basic measures of the performance of any digital communication system. This thesis presents a scheme for BER testing in FPGAs, with a few orders of magnitude speedup compared to other tradition methods. Where the using of hardware emulation by FPGA is very interested for most researches and designers in present time, because it has properties such as flexibility in reprogramming it and prepare it according to the user need, so we chose this technique in this thesis as an implementation environment to the proposed scheme. The proposed scheme mainly consists of an essential scheme core: a bit error rate tester (BERT), by using MATLAB Simulink software in the beginning, then composition this software on FPGA chip (spartan-6 type) by using ISE 14.2 software. The results shows very good agreement between software representation and the implementation on FPGA chip.
References
[2]. E. A Newcombe and S. Pasupathy. “Error Rate Monitoring for Digital Communications,” Proc. IEEE, vol. 70, no. 8, pp.805-825, Aug.1982.
[3] .Y. Fan, Z. Zilic, Accelerating Test, Validation and Debug of High Speed Serial Interfaces , DOI 10.1007/978-90-481-9398-1_7, © Springer Science +Business Media B.V. 2011.
[4]. A. Deshpande, M. Deshpande, D. Kayatanavar," FPGA Implementation of AES Encryption and Decryption", Control, Automation, Communication and Energy Conservation, 2009.
INCACEC 2009. 2009 International Conference on. IEEE, 2009.
[5]. "Efficient Shift Registers, LFSR Counters, and Long Pseudo Random Sequence Generators ", URL:
http://www.xilinx.Com/bvdocs/appnotes/xapp052, XAPP 052 July 7, 1996 (Version 1.1)
[6]. the Math Works, Inc. Natick, Massachusetts. http://www.mathworks.com
[7]. Xilinx Inc., ''System Generator for DSP'', UG640 (v14.1), 424pp. April 24, 2012
[8]."Spartan-6 FPGA Configurable Logic Block", URL: www.xilinx.com, UG384 (v1.1) February 23, 2010.
Downloads
Published
How to Cite
Issue
Section
License
Authors who submit papers with this journal agree to the following terms.