Aladwany, M., and Z. Alsaegh. “Architectural Design and Implementation of Bit Error Rate Tester on FPGA”. American Scientific Research Journal for Engineering, Technology, and Sciences, vol. 21, no. 1, July 2016, pp. 178-93, https://asrjetsjournal.org/index.php/American_Scientific_Journal/article/view/1839.