M. Aladwany and Z. Alsaegh, “Architectural Design and Implementation of Bit Error Rate Tester on FPGA”, ASRJETS-Journal, vol. 21, no. 1, pp. 178–193, Jul. 2016.