Aladwany, M., & Alsaegh, Z. (2016). Architectural Design and Implementation of Bit Error Rate Tester on FPGA. American Scientific Research Journal for Engineering, Technology, and Sciences, 21(1), 178–193. Retrieved from https://asrjetsjournal.org/index.php/American_Scientific_Journal/article/view/1839