Aladwany, M. and Alsaegh, Z. 2016. Architectural Design and Implementation of Bit Error Rate Tester on FPGA. American Scientific Research Journal for Engineering, Technology, and Sciences. 21, 1 (Jul. 2016), 178–193.