ALADWANY, Mann; ALSAEGH, Zahraa. Architectural Design and Implementation of Bit Error Rate Tester on FPGA. American Scientific Research Journal for Engineering, Technology, and Sciences, Jordan, v. 21, n. 1, p. 178–193, 2016. Disponível em: https://asrjetsjournal.org/American_Scientific_Journal/article/view/1839. Acesso em: 17 sep. 2025.